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Abstract This paper presents a 1.8-V, 0.18pm CMOS
reconfigurable switched-current -A modulator for
multistandard (GSM, Bluetooth, WCDMA) telecom systems.
The modulator topology is an expandable cascade architecture
which can be reconfigured both at the architecture level and at
the circuit level in order to adapt the modulator performance
to the different standards with adjustable power consumption.
For this purpose, programmable Class AB memory-cell arrays
are used to implement the modulator loop filter. Transistor-
level simulations are shown that demonstrate correct operation
for all standards, featuring 12-bit, 11-bit and 7.8-bit dynamic
range within 200-kHz, 1-MHz and 3.8-MHz bandwidth,
respectively.
I. INTRODUCTION
In the last years we are witnessing an unprecedented
development of wireless communications, introducing a
large number of new applications and standards into the
market. These new standards -such as Bluetooth, IEEE
802.11 and UMTS- are complementing rather than replacing
the existing ones - like for instance GSM. This trend
demands integrated low-cost, smaller and faster
multistandard radio transceivers that can be reconfigured to
operate over a variety of specifications in order to take
advantage of the different services offered by co-existing
wireless technologies [1].
The Analog-to-Digital Converter (ADC) is one of the
most challenging building blocks in multistandard receivers
because of the different sampling rates and dynamic ranges
required to digitize the wide range of signals coming from
each individual operation mode. One of the most important
design challenges consists in handling these signals with
little adjustment made to circuit parameters and adaptive
power consumption [2]. Sigma-Delta Modulators (YAMs)
are good candidates for the implementation of the ADC in
multistandard communication systems. On the one hand, this
type of ADCs has lower sensitivity to circuitry imperfections
than Nyquist-rate ADCs, thus making easier to include
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reconfigurability and programmability functions without
significant performance degradation. On the other hand,
YAMs trade analog accuracy by signal processing, thus
facilitating their integration in modem deep-submicron VLSI
technologies [3].
Although most reported YAMs have been implemented
using switched-capacitor (SC) circuit techniques, the need to
achieve high-performance in adverse low-voltage, digital-
oriented CMOS processes, has motivated exploring analog
design techniques compatible with those technologies. This
is the case of the switched-current (SI) technique, which
during the last decade has been used to implement ADCs for
digital communication chips [4][5]. In addition to its obvious
compatibility with digital technologies (only MOS
transistors are used), the SI technique offers several
advantages. First, as signal carriers are currents, the signal
range is not limited by supply voltage, thus being suited to
low-voltage operation. Second, SI basic building blocks,
called memory cells, are based on current mirrors. This fact
makes SI circuits relatively easy to be programmed and
reconfigured for different specifications [5].
This paper presents the design and electrical
implementation of a fully differential SI SAM in a 1.8-V,
0.18ptm CMOS technology. The modulator topology is a
reconfigurable cascade architecture, which has been
designed to cope with three different standards: GSM,
Bluetooth and WCDMA. The main building block is a Class
AB memory cell which can be digitally programmed to adapt
the modulator performance to each standard with adaptive
power consumption. Full-transistor simulations demonstrate
12-bit, 11-bit and 7.8-bit dinamic range within 200-kHz,
1MHz and 3.8-MHz bandwidth, respectively. These figures
locate this circuit on a competitive position within the state-
of-the-art SI YA modulators.
11. RECONFIGURABLE SI SAM ARCHITECTURE
In order to adapt the modulator performance to the
different standard specifications, a reconfigurable
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architecture is required. For the application in this paper, an
expandable cascade 2-1P topology, shown in Fig. 1, has
been selected. It consists of a second-order first-stage
followed by P first-order stages which can be connected or
disconnected according to the required noise-shaping. In
addition, analog and digital coefficients are optimized
according to the criteria described in [3].
In addition to reconfigure the architecture, the basic
building blocks that compose the modulator, i.e, the
memory cells, can be also reconfigured in order to achieve
the required modulator specifications with adaptative power
dissipation. For this purpose, the programmable SI memory
cell shown in Fig. 2 is proposed.
Assuming that the thermal noise is the dominant source
of error, the Signal-to-Noise Ratio (SNR) of a unitary
memory cell is given by [5],
SNR = IO log
KSnT
(1)mO Ias
tgm B Ws
where snT m=hKTgml mth is a process's constant, K is the
Boltzmann's constant, T is the temperature, gm, is the
memory transistor's transconductance, m, is the modulation
index, Ibias is the bias current, Cg, is the gate-source
capacitance, t is the clock signal on-time and BW, is the
signal bandwidth. If L cells are connected, the SNR of the
whole memory cell is given by [6]:
m2L2 j2
SNR = IO log o bias
L(nS + tgml Sn BW
KT 4Cg Sn
which can be written as:
SNR = SNRunitary + 1O log(L)
(2)
(3)
meaning an improvement of 1 Olog(L) with respect to the
case of a unitary memory cell. Regarding other SI errors
apart from thermal noise, the performance of the unitary cell
is basically the same as that of the whole cell. The rationale
behind this is that most SI errors can be expressed as a ratio
between two electrical parameters [4]-[6], which can be
generically expressed as:
Figure 1. Reconfigurable cascade 2- 1P LA Modulator.
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Figure 2. Programmable SI memory cell.
(4)8, = f(g9d Igm )
f(gm, Cg )
where gds is the output conductance of the memory cell. As
all parameters in (4) are equally modified by a L factor
when L cells are connected together, the resulting error of
the whole cell is the same as that of the unitary cell.
Therefore, by using integrators based on programmable
SI memory cells, the SNR of the modulator can be increased
according to (3), which is true if the modulator is designed
in such a way that the thermal noise power is the dominant
source of error. As an illustration, Fig. 3 shows how the
SNR of 2-lIP SI -A modulators can be improved by
increasing the number of unitary cells which are connected
in the programmable-based SI SAM of Fig. 1. In this
example, a unitary Class AB cascode memory cell like that
shown in Fig. 4 was considered, with a bias current of
500ptA and circuit errors lower than 0.1%. This cell is
suitable for low-voltage applications like in this paper, and
it can operate at high sampling frequencies, while keeping
low values of SI errors and power consumption [7][8]. Note
from Fig. 3 that different specifications required in some
communication applications can be achieved by properly
selecting the oversampling ratio and the number of memory
cells used in the programmable integrator.
III. CIRCUIT IMPLEMENTATION
The reconfigurable SI -A modulator described in
previous sections has been designed in a 1.8-V, 0.18ptm
CMOS technology to cope with the following
specifications:
* GSM: 12-bit resolution within 200kHz
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* Bluetooth: 11-bit resolution within 1MHz
* WCDMA: 8-bit resolution within 3.8MHz
A. Architecture selection
In order to find the best SAM architecture that fulfills the
specifications described above with the less power
consumption, a comparative study of different cascade
architectures has been done, considering the impact of main
circuit error mechanisms and technology parasitics.
The selection procedure led us to a 1-bit, 2-1°, 2-1 and 2-
13 modulators with 2, 2 and 3 unitary cells for the GSM
Bluetooth and WCDMA applications, respectively. The
selected architectures were high-level sized, i.e, the
modulator-level specifications were mapped onto building-
block specifications using SIMSIDES [9]. The outcome of
the sizing process is summarized in Table I. The data in this
table are the starting point for block electrical sizing.
B. Design ofthe main building blocks
One of the most important blocks in SI -A modulators is
the integrator. The main design considerations for this
block are the signal swing, the SI errors and the sampling
frequency. For the modulator in this paper, a fully
differential Forward Euler integrator was designed using the
Class AB cascode memory cell of Fig. 4. Cascode
transistors, extrinsic gate-source capacitors and CMOS-
dummy switches were used in order to reduce SI errors.
Another important building block is the comparator,
which was implemented using a regenerative latch topology
[10]. One of the most important limiting factors of that
topology is the mismatch error. In order to control this error,
MonteCarlo simulations were done in HSPICE during the
design process, showing a worst-case Ins resolution time
and 55ptA hysteresis, which agree with the specifications
shown in Table I.
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Figure 4. Class AB cascode memory cell.
TABLE I. BULDING BLOCK SPECIFICATIONS
Parameter Bluetooth IWCDMA GSM
INTEGRATORS
biasN 1.5mA 1.0mA 1.0mA
gm 6mAIV 4mAIV 4mAIV
Cgs 3.9pF 2.6pF 2.6pF
Switch-on-resistance <100Q <100Q <100Q
COMPARATORS
Resolution time <3ns <3ns <3ns
Hysteresis <60tA <60tA <60tA
DACs
Resolution 1 bit 1 bit lbit
Reference Current 0.6mA 0.6mA 0.6mA
IV. SIMULATION RESULTS
In order to evaluate the performance of the modulator,
fill-transistor simulations using HSPICE were done. As an
illustration, Fig. 5 shows the output spectra for the different
operation modes considering a half-scale input sinewave
signal. The effective resolution is 12 bit, 11 bit and 7.8 bit
for GSM, Bluetooth and WCDMA, respectively. The
electrical performance is summarized in Table II showing
the main modulator figures of merit.
TABLE 11. SUMMARY OF THE LAM ELECTRICAL
PERFORMANCE
GSM Bluetooth WCDMA
Clock freq. 70.4MHz 70.4MHz 70.4MHz
Overs. Ratio 176 35 9
Bandwidth 200kHz 1.OMHz 3.8MHz
SNR 12bit I lbit 7.8bit
SNDR 11.5bit 10.6bit 7.7bit
THD -74dB -75dB -77dB
Power Cons. 57mW 123mW 156mW
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Figure 5. HSPICE output spectra: a) Bluetooth, b) WCDMA, c) GSM.
If these results are confirmed by experimental
measurements, the presented circuit will be competitive
with the current state of the art of SI YA modulators. This is
illustrated in Fig. 6, where the Figure-of-Merit (FOM)
proposed in [11] was used to quantify the quality of the
modulators. Note that the presented design gets the highest
signal bandwidth reported up to now for SI -A modulators.
CONCLUSIONS
This paper reported different reconfiguration strategies
for the implementation of multistandard SI YAMs. An exp-
andable cascade SAM, implemented with programmable
Class AB cascode memory cells, was designed to cope with
GSM/Bluetooth/WCDMA specifications. Full-transistor
simulations show 12-bit, 11-bit and 7.8-bit dynamic range
within 200kHz, 1MHz, and 3.8MHz, respectively. The
layout of the circuit is currently being finished and the chip
is expected to be sent for fabrication shortly. If these figures
are confirmed by experimental results, the presented circuit
will be at the edge of the state of the art on SI YAMs.
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